There is a rapid need to explore the design issues of circuits in deep submicron nodes. This paper presents the design and performance analysis of Dual-X CCII, a widely used analog building block using state of the art Si CMOS and a proposed Hybrid (employing both CMOS and CNFET) configuration at 32nm. Current bandwidths port resistances along with power consumption have been chosen as the parameters for comparison. HSPICE simulator has been used to carry out the extensive simulations at a reduced power supply of ±0.9V..
INTRODUCTION
Silicon CMOS technology has been the primitive source driving the world"s economy for the last 40 years. The secret behind this success remains simple i.e. keep delivering more functionality with fewer resources. Device scaling makes this possible. Device scaling not only helps in improving the performance, but also plays a significantly important role in improving the yield as well. As a matter of fact, the latest microprocessors, microcontrollers and memories available in the market today operate well in deep submicron nodes and that"s why it is of pivotal importance that the design related issues of analog building blocks is explored at the same level. However, the fact to be remembered is that once the physical gate length of the CMOS is reduced below 65nm, I-V characteristics tend to differ substantially from those operating in micron range. In fact, according to the predictions made by International Technology Roadmap for Semiconductor (ITRS), the fundamental limits of semiconductor physics will soon be reached. And therefore it"s of utmost importance that new molecular size devices are explored to help extend the saturating Moore"s Law.
Off late, various materials have been investigated, among which, Carbon Nanotubes (CNT"s) have emerged as the pioneer candidate for the future of nanoelectronics. It"s electrical properties of greater mobility and high current carrying capacity offers the potential for evolving to the next stage of devices and circuits. CNT based FET"s i.e. Carbon Nanotube Field Effect Transistors (CNFET"s) have been successfully fabricated and reportedly show superior performance as compared to the state of the art Silicon transistors at the same technological node .Thereupon, interests have grown, to evaluate the performance of these relatively newer devices in widely used building blocks of both digital and analog domain.
Another reason that fascinates the ongoing research in CNFET"s is its ability to be clubbed with existing CMOS technology on the same chip. In this work, performance of Dual-X Current Conveyor (DXCCI), a widely used analog building block has been evaluated & compared using both CMOS & Hybrid (utilizing CMOS &CNFET on the same chip) approaches. DXCCII is basically a current mode device, used for the implementation of various analog circuits. In fact, the last decade has witnessed a tremendous interest in current mode analog signal processing, as it brings versatility to the already existing domain. Current mode devices generally offers better dynamic ranges, higher frequency response, greater linearity , simpler architectures etc to name a few among the various merits. Though various architectures of this building block exist in micron range, designing it at 32nm, in deep submicron node still remains an unexplored territory and that"s what motivated this work.
Paper is organized as follows: After a brief introduction, CMOS based design of DXCCII along with its performance parameters is discussed in Section II. Hybrid design analysis and the performance comparison by varying the CNFET parameter is discussed in the subsequent section, before concluding the paper in section V.
CMOS BASED DESIGN OF DUAL-X CCII
Dual-X Current Conveyor is a relatively new but versatile current mode device, utilizing the combined features of second generation current conveyor and inverting second generation current conveyor. The module utilizes two X terminals i.e. Xp( non-inverting X terminal) and Xn (inverting X terminal ).Currents at terminals Xp and Xn are reflected to their counterpart Z terminals i. For carrying out the design and evaluating the performance of CMOS Dual-X CCII at 32nm, the tool of Nano-CMOS has been used for customizing the PTM parameters and the dual power supply i.e. V DD and V SS has been set to ±0.9V. Port Resistances, Bandwidth and the Power dissipated have been chosen as the parameters for carrying the comparisons between the designed building blocks using different approaches. Aspect Ratios of the transistors used in the design of CMOS Dual-X CCII along with its evaluated parameters are described in Tables 1 & 2 
HYBRID DESIGN USING CNFET AND CMOS
Carbon Nanotube Field Effect Transistor"s (CNFET"s) are generally considered to be the device with the potential to take over from Silicon CMOS, beyond the ITRS roadmap. Various factors like exceptional electrical and structural characteristics such as ballistic transport of electrons and holes, higher drive currents, larger transconductances, lower intrinsic capacitances , high temperature resilience, near ideal subthreshold slope, strong covalent bonding contribute to its image as the most promising carbon nanostructure material for realizing nanoscale transistors. Furthermore it"s operating principle and device structure are quite analogous to the Si CMOS, with the difference that 1-D Carbon Nanotubes (1)
Variation of the drive current i.e. I ds with the increasing number of CNTs is illustrated in Fig. 3 . Since CNFET"s enjoy similar infrastructure and could be clubbed with CMOS, utilizing Hybrid configurations (combining CMOS and CNFET on the same chip) for designing and analyzing of different circuits and modules seems to be a good prospect. Hybrid configurations are obtained using NCNFET as a current sink and a conventional PMOS transistor as sourcing device or vice versa i.e. NMOS as the sinking device while PCNFET as the sourcing device. In order to carry out a valid comparison, threshold voltages (V t ) of both CMOS and CNFET based transistors have been kept identical. . The fixed parameters and specifications of the transistors used in the Hybrid CMOS and CNFET design of Dual-X CCII module are specified in Table 3 , 4 and 5 respectively configuration in terms of lower input resistance and larger bandwidth"s. Improvement is observed in the 3-dB bandwidth of the circuit because of the fact that NMOS transistors offers high current drive and low internal capacitances, compared to its counterpart. The key parameter variations for hybrid configurations with respect to Inter-CNT Pitch (S) are shown in Figures 9-13 . On increasing Inter-CNT Pitch, the 3-dB Current Bandwidth improves slightly because of the fact that as the CNT"s are brought farther the net capacitance between the gate and each CNT channel is reduced .Also with the increase in the pitch the capacitance between the internanotubes decreases.
Hybrid NMOS-PCNFET Design

Hybrid PMOS-NCNFET Design
This configuration is obtained by using PMOS transistors as the sourcing and NCNFET transistors as the sinking device. On varying the diameter of CNT it was noticed that though the bandwidth supported by hybridized NMOS-PCNFET is much higher as compared to PMOS-NCNFET, however the average power dissipated by PMOS-NCNFET configuration is much less. Based on the simulation results for variation of CNT diameter, it"s deduced that PMOS-NCNFET provides better prospect for lower power, whereas NMOS-PCNFET should be preferred for circuits operable in Ultra wide band frequency range. On performing the small signal analysis, the output resistance of Port Z is given as :
As the Inter-CNT Pitch is being increased, it is observed that the output port resistance decreases slightly, because of the 
CONCLUSION
In this paper, an attempt has been made to compare the performance of a well known analog building block using CMOS and hybrid configurations. It was observed that Hybrid design outperforms the results obtained using Si CMOS, especially when considering the higher bandwidth"s obtained using the former. Results showed that CNFET nano electronics can be a potential solution beyond Moore"s law, however for successful integration in new micro devices ,development of robust and compatible technologies that provide controlled synthesis, positioning ,manipulation and modification of CNTs properties is still a great challenge. 
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